<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	
	>
<channel>
	<title>
	Comments on: Understanding SLC, MLC, TLC, and QLC NAND Flash &#124; Learning to Run with Flash 2.0	</title>
	<atom:link href="https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/feed/" rel="self" type="application/rss+xml" />
	<link>https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/</link>
	<description>The Worlds Dedicated SSD Education and Review Resource &#124;</description>
	<lastBuildDate>Fri, 06 Feb 2026 13:37:46 +0000</lastBuildDate>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	
	<item>
		<title>
		By: Anshul Rana		</title>
		<link>https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-118899</link>

		<dc:creator><![CDATA[Anshul Rana]]></dc:creator>
		<pubDate>Fri, 06 Feb 2026 13:37:46 +0000</pubDate>
		<guid isPermaLink="false">https://www.thessdreview.com/?p=109473#comment-118899</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-118657&quot;&gt;Tom Greiner&lt;/a&gt;.

3D-IC stacks full dies and connects them with TSVs or hybrid bonding to shorten signal paths.

3D NAND uses the same vertical idea, but stacks memory cells inside one die instead of stacking logic wafers. The controller stays separate, which is why NAND scales density so well.

Your “fireman’s pole vs staircase” comparison fits perfectly for explaining why vertical connections matter.]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-118657">Tom Greiner</a>.</p>
<p>3D-IC stacks full dies and connects them with TSVs or hybrid bonding to shorten signal paths.</p>
<p>3D NAND uses the same vertical idea, but stacks memory cells inside one die instead of stacking logic wafers. The controller stays separate, which is why NAND scales density so well.</p>
<p>Your “fireman’s pole vs staircase” comparison fits perfectly for explaining why vertical connections matter.</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Tom Greiner		</title>
		<link>https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-118657</link>

		<dc:creator><![CDATA[Tom Greiner]]></dc:creator>
		<pubDate>Tue, 03 Feb 2026 05:22:31 +0000</pubDate>
		<guid isPermaLink="false">https://www.thessdreview.com/?p=109473#comment-118657</guid>

					<description><![CDATA[3D-IC is a three-dimensional integrated circuit (IC) built by vertically stacking different  wafers together into a single package. Within the 3D-IC package, the device is interconnected using through-silicon vias (TSVs) or hybrid bonding. TSVs are like a firemans pole between floor levels, much faster than the staicase.]]></description>
			<content:encoded><![CDATA[<p>3D-IC is a three-dimensional integrated circuit (IC) built by vertically stacking different  wafers together into a single package. Within the 3D-IC package, the device is interconnected using through-silicon vias (TSVs) or hybrid bonding. TSVs are like a firemans pole between floor levels, much faster than the staicase.</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Les Tokar		</title>
		<link>https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-110216</link>

		<dc:creator><![CDATA[Les Tokar]]></dc:creator>
		<pubDate>Thu, 23 Oct 2025 15:00:17 +0000</pubDate>
		<guid isPermaLink="false">https://www.thessdreview.com/?p=109473#comment-110216</guid>

					<description><![CDATA[In reply to &lt;a href=&quot;https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-110215&quot;&gt;Christian Bau&lt;/a&gt;.

There is much literature with respect to QLC with pseudo-slc so yes we can verify such.  With respect to write endurance, I dopn&#039;t think you will ever find anything with respect to the pseudo-SLC alone, but rather, there are always listed metrics for the drive as a whole.  We typically don&#039;t speak to pseudo-slc within NAND as it has become a very common thing.]]></description>
			<content:encoded><![CDATA[<p>In reply to <a href="https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-110215">Christian Bau</a>.</p>
<p>There is much literature with respect to QLC with pseudo-slc so yes we can verify such.  With respect to write endurance, I dopn&#8217;t think you will ever find anything with respect to the pseudo-SLC alone, but rather, there are always listed metrics for the drive as a whole.  We typically don&#8217;t speak to pseudo-slc within NAND as it has become a very common thing.</p>
]]></content:encoded>
		
			</item>
		<item>
		<title>
		By: Christian Bau		</title>
		<link>https://www.thessdreview.com/ssd-guides/learning-to-run-with-flash-2-0/understanding-slc-mlc-tlc-and-qlc-nand-flash-learning-to-run-with-flash-2-0/#comment-110215</link>

		<dc:creator><![CDATA[Christian Bau]]></dc:creator>
		<pubDate>Thu, 23 Oct 2025 14:49:51 +0000</pubDate>
		<guid isPermaLink="false">https://www.thessdreview.com/?p=109473#comment-110215</guid>

					<description><![CDATA[I bought a Crucial X6 2TB drive for my Mac and performed some measurements because I was quite curious about thd actual performance. When filling the empty drive with 700 GB from an older drive, about 350 GB were copied at about 1GB/sec, then the speed dropped below 30MB/sec. After leaving the drive alone for an hour or two it was back to full speed. So it seems this is a QLC drive with pseudo-SLC cells, which would explain my observations. 

Could you verify that QLC drives also come with pseudo-SLC cells, and do you have any numbers on the write endurance of pseudo-SLC? Thank you.]]></description>
			<content:encoded><![CDATA[<p>I bought a Crucial X6 2TB drive for my Mac and performed some measurements because I was quite curious about thd actual performance. When filling the empty drive with 700 GB from an older drive, about 350 GB were copied at about 1GB/sec, then the speed dropped below 30MB/sec. After leaving the drive alone for an hour or two it was back to full speed. So it seems this is a QLC drive with pseudo-SLC cells, which would explain my observations. </p>
<p>Could you verify that QLC drives also come with pseudo-SLC cells, and do you have any numbers on the write endurance of pseudo-SLC? Thank you.</p>
]]></content:encoded>
		
			</item>
	</channel>
</rss>
